

Doc. Type: REPORT	DRD N°:	ENG-18
Boo. Type: TCE OICE	DNDN.	ENG-10

Doc. N°: ACP-RP-CGS-004 | Issue: 1 | Date: Jan. 2005 | Page 1 Of 45

Title: ELECTRICAL ANALYSIS AND DESIGN REPORT

	<u> </u>				T	Ī	
	Name & Function	Signature	Date	DISTRIBUTION LIST	N	Α	l
Prepared by:	ACOP Team			Internal			
				A. Assenza	1	x	
				A. Bertoli	1	×	
				F. Gambini	1	х	
			i	M. Grilli	1	х	
				D. Laplena	1	×	
Approved by:	M. Grilli (IU/SE)	COINSI	20/1/05	G. Magistrati	1	x	
Approvod by:	111. O. III (10,02)	Cerra	CB/ 1/05	M. Molina	1	x	
	G. Magistrati (IU/SE)	Sle out	20/1/05	C. Pini	1	x	
	D. Laplena (PA/SF)	1905auc	20/1/05 20/1/05 20/01/05 20/01/05	R. Zambra	1	Х	
	D. Lapiena (FAVSF)	Loepans	' '				
	C. Cinquepalmi (PA/CC)	lugili.	20101/05				
		•	•				
Application	C. Pini (IU/PM)		20/1/05	External			
authorized by:		- Aun	20/1/05	M. Conte (ASI)	1		х
				Will Sories (Viol)	'		^
						l j	
							ı
Customer / Hi	igher Level Contractor						
Accepted by:							
Approved by:							
				N=Number of copy A=Application	i=int	ormati	ion

Data Management:	Molusons	20-405		
	1 (ate	File:	ACP-RP-CGS-004 Is1.doc



Doc N°: ACP-RP-CGS-004

Issue: 1 Date: Jan. 2005

Page **2** of **45**

ELECTRICAL ANALYSIS AND DESIGN REPORT

	CHANGE RECORD							
ISSUE	DATE	CHANGE AUTHORITY	REASON FOR CHANGE AND AFFECTED SECTIONS					
1	January 2005	-	First Issue					



Doc N°: ACP-RP-CGS-004

Issue: 1 Date: Jan. 2005

Page **3** of **45**

ELECTRICAL ANALYSIS AND DESIGN REPORT

	LIST OF VALID PAGES								
PAGE	ISSUE	PAGE	ISSUE	PAGE	ISSUE	PAGE	ISSUE	PAGE	ISSUE
1 - 45	1								



TABLE OF CONTENT

ACOP

Doc N°: ACP-RP-CGS-004

Issue: 1 Date: Jan. 2005

Page **4** of **45**

CARLO GAVAZZI SPACE SpA ELECTRICAL ANALYSIS AND DESIGN REPORT

1.		SCOPE AND INTRODUCTION	8
2.		DOCUMENTS	<u> </u>
		APPLICABLE DOCUMENTS	
	2.1	REFERENCE DOCUMENTS	
	۷.۷		
3.		DEFINITIONS AND ACRONYMS	11
4.		DESCRIPTION OF ACOP	15
	4.1	FUNCTION AND PURPOSE OF ACOP	15
	4.2	UTILIZATION CONCEPT	
5.		ELECTRICAL DESIGN	17
	5.1	ISS AVIONICS ARCHITECTURE	17
	5.2	ACOP AVIONICS ARCHITECTURE	
	-	2.1 POWER DISTRIBUTION AND POWER FEEDERS PROTECTIONS	
	5.3		
		3.1 ACOP-SBC	
	5	3.2 ACOP-T101	24
	5	.3.3 ACOP-T102	25
	5	3.4 ACOP-T103	26
	5	3.5 ACOP-BP	27
	5	3.6 ACOP-PS	
		3.7 LCD MONITOR (TBC)	
		3.8 HARD DRIVES	
		3.9 THERMAL SENSORS NETWORK	
		3.10 INTERNAL HARNESS	
	5.4		
	_	4.1 POWER INTERFACES	
	5.5		
	5.6		
		6.1 OPERATIVE CASE – POWERED DOWN	
	_	6.2 OPERATIVE CASE – COLD START	
		6.3 OPERATIVE CASE – WARM START	
		6.4 OPERATIVE CASE – ACTIVE IDLE	
		6.5 OPERATIVE CASE – ACTIVE RECORD	
		.6.6 OPERATIVE CASE – ACTIVE PLAYBACK	
	5	.6.7 OPERATIVE CASE – ACTIVE RECORD AND PLAYBACK	
6.		EMC REQUIREMENTS ASSESMENT AND VERIFICATION APPROACH	37
	6	1.1 EMC APPLICABLE DOCUMENTS	
		6.1.1.1 EMC VERIFICATION	
	6	1.2 EMC REQUIREMENTS	37
		6.1.2.1 CE 01 CONDUCTED EMISSION REQUIREMENT	37
		6.1.2.1.1 CE 01 VERIFICATION	37
		6.1.2.2 CE 03 CONDUCTED EMISSIONS	37
		6.1.2.2.1 CE 03 REQUIREMENTS	
		6.1.2.2.2 CE 03 VERIFICATION	
		6.1.2.3 CE 07 CONDUCTED EMISSIONS	
		6.1.2.3.1 CE 07 REQUIREMENTS	
		6.1.2.3.2 CE 07 VERIFICATION	
		6.1.2.4 CS01 CONDUCTED SUSCEPTIBILITY	
		6.1.2.4.1 CS 01 REQUIREMENT (30 HZ – 50 KHZ)	პბ



Doc N°: ACP-RP-CGS-004

Issue: 1 Date: Jan. 2005

Page **5** of **45**

ELECTRICAL	ΔΝΔΙ ΥSIS	ΔND	DESIGN	REPORT
ELECTRICAL	ANALISIS	AIND	DESIGN	KEFOKI

	6.1.2.4.2 CS 01 VERIFICATION	
	6.1.2.5 CS 02 CONDUCTED SUSCEPTIBILITY	38
	6.1.2.5.1 CS 02 REQUIREMENT (50 KHZ – 50 MHZ)	
	6.1.2.5.2 CS02 VERIFICATION	38
	6.1.2.6 CS 06 CONDUCTED SUSCEPTIBILITY	39
	6.1.2.6.1 CS 06 REQUIREMENT	
	6.1.2.6.2 CS 06 VERIFICATION	39
	6.1.2.7 RE 02 RADIATED EMISSIONS	39
	6.1.2.7.1 RE 02 REQUIREMENT	39
	6.1.2.7.2 RE 02 VERIFICATION	39
	6.1.2.8 RS 02 RADIATED SUSCEPTIBILITY	39
	6.1.2.8.1 RS 02 REQUIREMENT	39
	6.1.2.8.2 RS 02 VERIFICATION	
	6.1.2.9 RS 03 RADIATED SUSCEPTIBILITY	4(
	6.1.2.9.1 RS 03 REQUIREMENTS	
	6.1.2.9.2 RS 03 VERIFICATION	
6.	1.3 ADDITIONAL REQUIREMENTS	4(
	6.1.3.1 CORONA EFFECTS	
	6.1.3.1.1 CORONA REQUIREMENT	
	6.1.3.1.2 CORONA VERIFICATION	
	6.1.3.2 STATIC ELECTRICITY	
	6.1.3.2.1 ELECTROSTATIC DISCHARGE REQUIREMENT	
	6.1.3.2.2 ESD VERIFICATION	
	6.1.3.3 LIGHTNING	
	6.1.3.3.1 LIGHTNING REQUIREMENT	
	6.1.3.3.2 LIGHTNING VERIFICATION	
	6.1.3.4 MAGNETIC FIELDS	
	6.1.3.4.1 MAGNETIC FIELDS FOR EXPRESS RACK PAYLOADS IN THE ISS REQUIREMENTS	
	6.1.3.4.2 MAGNETIC FIELDS FOR EXPRESS RACK PAYLOADS IN THE ISS VERFICATION	
6.	1.4 GROUNDING & BONDING	
	6.1.4.1 GROUNDING & BONDING REQUIREMENTS	
	6.1.4.2 GROUNDING & BONDING VERIFICATION	4
7.	EMC ANALYSIS	42
7.1	GROUNDING / BONDING / ISOLATION	4:
7.2	IN – RUSH CURRENT	
7.3	CONDUCTED AND RADIATED EMISSION SOURCES.	
8.	GROUNDING PHILOSOPHY	44



Doc N°: ACP-RP-CGS-004

Issue: 1 Date: Jan. 2005

Page 6 of 45

ELECTRICAL ANALYSIS AND DESIGN REPORT

LIST OF TABLES

Table 2-1 Applicable Documents	9
Table 2-2 Reference Documents	
Table 5-1 ACOP Internal Harness	31
Table 5-2 Power Budget	33
Table 5-3 Operative Case – Powered Down	
Table 5-4 Operative Case – Cold Start	
Table 5-5 Operative Case – Warm Start	
Table 5-6 Operative Case – Active Idle	
Table 5-7 Operative Case – Active Record	
Table 5-8 Operative Case – Active Playback	
Table 5-9 Operative Case – Active Record and Playback	
Table 8-1 Power Connector Pin Function	



Doc N°: ACP-RP-CGS-004

Issue: 1 Date: Jan. 2005

Page **7** of **45**

ELECTRICAL ANALYSIS AND DESIGN REPORT

LIST OF FIGURES

Figure 5-1 AMS-02 Avionics Architecture	17
Figure 5-2 ACOP Electrical Block Diagram	18
Figure 5-3 ACOP Power Distribution Diagram	
Figure 5-4 ACOP Main Components	
Figure 5-5 IEEE 1101.2 - Mechanical Core Specification for Conduction Cooled Eurocards	
Figure 5-6 ACOP-SBC Functional Block Diagram	
Figure 5-7 ACOP-T101 Functional Block Diagram	
Figure 5-8 ACOP-T102 Functional Block Diagram	
Figure 5-9 ACOP-T103 Functional Block Diagram	
Figure 5-10 ACOP-BP Functional Block Diagram	
Figure 5-11 ACOP-PS Functional Block Diagram	
Figure 8-1 ACOP Grounding Philosophy	



ELECTRICAL ANALYSIS AND DESIGN REPORT

Doc N°: ACP-RP-CGS-004

Issue: 1 Date: Jan. 2005

Page **8** of **45**

1. SCOPE AND INTRODUCTION

This document defines and details the AMS-02 Crew Operation Post (ACOP) Avionics design.

This report, issued for the program PDR, gives a general functional description, specification of ACOP and design information regarding the avionics design. Information on the overall ACOP design can be found in the ACOP Design Report.



Doc N°: ACP-RP-CGS-004

Issue: 1 Date: Jan. 2005

Page **9** of **45**

ELECTRICAL ANALYSIS AND DESIGN REPORT

2. DOCUMENTS

2.1 APPLICABLE DOCUMENTS

AD	Doc. Number	Issue / Date	Rev.	Title / Applicability
1	SSP 52000-IDD-ERP	D/6.08.03		EXpedite the PRocessing of Experiments to Space Station (EXPRESS) Rack Payloads Interface Definition Document
2	NSTS/ISS 13830	C / 01.12.1996		Implementation Procedures for Payloads System Safety Requirements – For Payloads Using the STS & ISS.
3	JSC 26493	17.02.1995		Guidelines for the preparation of payload flight safety data packages and hazard reports.
4	SSP 50004	April 1994		Ground Support Equipment Design requirements
5	SSP-52000-PDS	March 1999	В	Payload Data Set Blank Book
6	SSP 52000-EIA-ERP	February 2001	Α	Express Rack Integration Agreement blank book for Express Rack payload
7	GD-PL-CGS-001	3 / 17.03.99		Product Assurance & Rams Plan
8	SSP 52000 PAH ERP	November 1997		Payload Accommodation Handbook for EXPRESS Rack
9	SSP 50184	D / February 1996		Physical Media, Physical Signaling & link-level Protocol Specification for ensuring Interoperability of High Rate Data Link Stations on the International Space Program
10	SSP 52050	D / 08.06.01		S/W Interface Control Document for ISPR ***ONLY FOR HRDL, SECTION 3.4 ***
11	ECSS-E-40	A / April 1999	13	Software Engineering Standard
12	AMS02-CAT-ICD-R04	29.08.2003	04	AMS02 Command and Telemetry Interface Control document. Section AMS-ACOP Interfaces
13	SSP 52000-PVP-ERP	Sept. 18, 2002	D	Generic Payload Verification Plan EXpedite the PRocessing of Experiments to Space Station (EXPRESS) Rack Payloads
14	NSTS 1700.7B	Rev. B Change Packet 8 / 22.08.00		Safety Policy and Requirements for Payloads using the STS
15	NSTS 1700.7B Addendum	Rev. B Change Packet 1 / 01.09.00		Safety Policy and Requirements for Payloads using the International Space Station
16	SSP 52005	Dec. 10, 1998		Payload Flight equipment requirements and guidelines for safety critical structures
17	NSTS 18798B	Change Packet 7 10.00		Interpretation of NSTS Payload Safety Requirements
18	MSFC-HDBK-527	15.11.86	Е	Materials selection list for space hardware systems Materials selection list data
19	GD-PL-CGS-002	1 / 12.02.99		CADM Plan
20	GD-PL-CGS-004	2/07.04.03		SW Product Assurance Plan
21	GD-PL-CGS-005	2/09.05.03		SW CADM Plan

Table 2-1 Applicable Documents



Doc N°: ACP-RP-CGS-004

Issue: 1 Date: Jan. 2005

Page **10** of **45**

ELECTRICAL ANALYSIS AND DESIGN REPORT

2.2 REFERENCE DOCUMENTS

RD	Doc. Number	Issue / Date	Rev.	Title
1	GPQ-MAN-02	1		Commercial, Aviation and Military (CAM) Equipment Evaluation Guidelines for ISS Payloads Use
2	BSSC (96)2	1 / May 96		Guide to applying the ESA software engineering standards to small software projects
3	GPQ-MAN-01	2 / December 98		Documentation Standard for ESA Microgravity Projects
4	MS-ESA-RQ-108	1 / 28 Sept. 2000		Documentation Requirements For Small And Medium Sized MSM Projects
5	PSS-05			Software Engineering Standards
6	GPQ-010	1 / May 95	Α	Product Assurance Requirements for ESA Microgravity Payload. Including CN 01.
7	GPQ-010-PSA-101	1		Safety and Material Requirements for ESA Microgravity Payloads
8	GPQ-010-PSA-102	1		Reliability and Maintainability for ESA Microgravity Facilities (ISSA). Including CN 01
9	ESA PSS-01-301	2 / April 1992		De-rating requirements applicable to electronic, electrical and electro-mechanical components for ESA space systems
10	ECSS-Q-60-11A	1 / 7 Sept. 2004		De-rating and End-of-life Parameter Drifts – EEE Components

Table 2-2 Reference Documents



Doc N°: ACP-RP-CGS-004

Jan. 2005 Issue: Date:

Page 11 of 45

ELECTRICAL ANALYSIS AND DESIGN REPORT

3. DEFINITIONS AND ACRONYMS

AAA Avionics Air Assembly

ABCL As-Built Configuration data List AMS-02 Crew Operation Post **ACOP** ACOP-SW ACOP Flight Software ADP Acceptance Data Package

AMS-02 Alpha Magnetic Spectrometer 02 APS Automatic Payload Switch AR Acceptance Review

Agenzia Spaziale Italiana (Italian Space Agency) ASI

ATP Authorization To Proceed

В

BC **Bus Coupler**

BDC Baseline Data Collection BDCM Baseline Data Collection Model

С

CAD Computer Aided Design CCB Configuration Control Board

CCSDS Consultative Committee on Space Data Standards (standard format for data transmission)

C&DH Command & Data Handling CDR Critical Design Review CGS Carlo Gavazzi Space CI Configuration Item

CIDL Configuration Item data List СМ **Configuration Management** COTS Commercial Off The Shelf

cPCI CompactPCI (Euro Card sized standard interface to the PCI)

CSCI Computer Software Configuration Item

CSIST Chung Shan Institute of Science and Technology

D

DCL **Declared Components List** DIL Deliverable Items List DIO Digital Input / Output **Declared Materials List** DML **Declared Mechanical Parts List DMPL Declared Processes List** DPL DRB **Delivery Review Board**

DRD **Document Requirements Description**

Ε

EEE Electrical, Electronic & Electromechanical Electrical Ground Support Equipment **EGSE**

Engineering Model ΕM ER **EXPRESS Rack** ERL

EXPRESS Rack Laptop

ERLC EXPRESS Rack Laptop Computer ERLS EXPRESS Rack Laptop Software EMC Electro-Magnetic Compatibility ESA European Space Agency

EXPRESS EXpedite the PRocessing of Experiments to Space Station

F

FEM Finite Element Model

FFMAR Final Flight Model Acceptance Review



Doc N°: ACP-RP-CGS-004

Issue: 1 Date: Jan. 2005

Page 12 of 45

ELECTRICAL ANALYSIS AND DESIGN REPORT

FLASH Rewriteable persistent computer memory

FM Flight Model

FMECA Failure Modes, Effects & Criticalities Analysis

FPGA Field Programmable Gate Array

FSM Flight Spare Model

G

GIDEP Government Industry Data Exchange Program

GSE Ground Support Equipment

н

HCOR HRDL Communications Outage Recorder

HDD Hard Drive HDD Hard Disk Drive HRDL High Rate Data Link

HRFM High Rate Frame Multiplexer

HW Hardware

ı

ICD Interface Control Document

I/F Interface

IRD Interface Requirements Document
ISPR International Space-station Payload Rack

ISS International Space Station

J

JSC Johnson Space Center

K

KIP Key Inspection Point KSC Kennedy Space Center

KU-Band High rate space to ground radio link

L

LAN Local Area Network
LCD Liquid Crystal Display
LFM Low Fidelity Model
LRDL Low Rate Data Link

М

MDL Mid-Deck Locker

MGSE Mechanical Ground Support Equipment

MIP Mandatory Inspection Point
MMI Man Machine Interface
MPLM Multi-Purpose Logistic Module
MRDL Medium Rate Data Link

Ν

NA Not Applicable

NASA National Aeronautics and Space Administration

NCR Non Conformance Report
NDI Non Destructive Inspection
NRB Non-conformance Review Board

NSTS National Space Transportation System (Shuttle)

0

OLED Organic Light-Emitting Diode
ORU Orbital Replacement Unit



Doc N°: ACP-RP-CGS-004

Issue: 1 Date: Jan. 2005

Page 13 of 45

ELECTRICAL ANALYSIS AND DESIGN REPORT

Ρ

PA Product Assurance
PCB Printed Circuit Board

PCI Peripheral Component Interconnect (personal computer bus)

PCS Personal Computer System
PDR Preliminary Design Review
PEHB Payload Ethernet Hub Bridge
PEHG Payload Ethernet Hub Gateway

PFMAR Preliminary Flight Model Acceptance Review

PLMDM Payload Multiplexer De-Multiplexer

PMC PCI (Peripheral Component Interconnect) Mezzanine Card

PMP Parts, Materials & Processes
PROM Programmable Read Only Memory

PS Power Supply

Q

QM Qualification Model

R

RFA Request For Approval
RFD Request For Deviation
RFW Request For Waiver
RIC Rack Interface Controller
ROD Review Of Design
ROM Read Only Memory

RX Reception

S

SATA Serial Advanced Transfer Architecture (disk interface)

S-Band Space to ground radio link SBC Single Board Computer

SC MDM Station Control Multiplexer De-Multiplexer

ScS Suitcase Simulator
SDD Solid-state Disk Drive
SIM Similarity Assessment
SIO Serial Input Output
SOW Statement Of Work
SPF Single Point Failure

SRD Software Requirements Document STS Space Transportation System (Shuttle)

SW Software

Т

TBC To Be Confirmed TBD To Be Defined

TBDCM Training & Baseline Data Collection Model

TBDCMAR TBDCM Acceptance Review

TBP To Be Provided

TCP/IP Transmission Control Protocol / Internet Protocol

TFT Thin Film Transistor

TM Telemetry

TRB Test Review Board
TRR Test Readiness Review

TRM Training Model TX Transmission

U

UIP Utility Interface Panel
UMA Universal Mating Assembly



Doc N°: ACP-RP-CGS-004

Issue: 1 Date: Jan. 2005

Page **14** of **45**

ELECTRICAL ANALYSIS AND DESIGN REPORT

USB Universal Serial Bus

#

100bt Ethernet 100Mbit Specification1553 Reliable serial communications bus



Doc N°: ACP-RP-CGS-004

Issue: 1 Date: Jan. 2005

Page 15 of 45

ELECTRICAL ANALYSIS AND DESIGN REPORT

4. DESCRIPTION OF ACOP

ACOP is a reliable special purpose computer to be launched to the International Space Station (ISS) to assist the operations of large science experiment projects. ACOP provides these services:

- 1. On-orbit recording mechanism for large volumes of data at high rates
- 2. Play back for downlink of the recorded data at high rates
- 3. A crew interface for complex experiments
- 4. General computing facilities
- 5. Alternate bi-directional commanding path via the HRDL interface

ACOP will initially support a state-of-the-art particle physics detector experiment Alpha Magnetic Spectrometer (AMS-02), which uses the unique environment of space to study the properties and origin of cosmic particles and nuclei including antimatter and dark matter, to study the actual origin of the universe and potentially to discover antimatter stars and galaxies.

After the AMS-02 experiment, ACOP will stay permanently in the US module as the only computer for large science experiment projects on the International Space Station for astronaut crew's use for recording and management of science data, monitoring and control of experiment, as well as improving the data communication between the earth and the space station.

In addition to the ACOP system there will be stowage bag sent to ISS that will contain additional hard drives that can be exchanged with the hard drives in ACOP. From time to time the astronauts will perform this exchange enabling ACOP to record all of AMS-02's data onto fresh hard drives. Once recorded, data will not be overwritten; rather they will be transported to ground as a permanent archive.

4.1 FUNCTION AND PURPOSE OF ACOP

ACOP must meet the following requirements of the AMS-02 program:

- 1. Operate effectively in the ISS space environment.
- 2. Create an on-orbit recording of all AMS-02 science data on removable media explicitly hard drives, preferably SATA based.
- 3. Provide not less than 20 days of recording capacity without crew intervention (based on 2Mbit/second rates), longer would be better.
- 4. Provide not less than 120 days of recording media capacity within a single mid deck locker equivalent storage unit, longer would be better.
- 5. Recorded data is an archive. Disks must be provided for the entire 3+ year mission without overwriting (a total of ~23 TByte)².
- 6. For recording ACOP must support an orbital average data rate of not less then 4Mbit/second with bursts of up to 20 Mbit/second.
- 7. Provide a continuous operations display of ad hoc AMS-02 data for the ISS crew to monitor³.
- 8. Provide a continuous means for the ISS crew to issue ad hoc predefined commands without external equipment⁴.

¹ Hot swap software not required but performing a hardware hot swap must not permanently damage the system

² The current contract ASI N. I/044/04/0 foresees the provision of 14 nominal hard drives plus 2 hard drives as spare parts. The individual hard disk capacity is 200 – 250 GB (TBC).

³ The design presented in this report foresees the presence of a LCD monitor, not foreseen in the contract ASI N. I/044/04/0

⁴ The design presented in this report foresees the presence of a LCD monitor, not foreseen in the contract ASI N. I/044/04/0



Doc N°: ACP-RP-CGS-004

Issue: 1 Date: Jan. 2005

Page **16** of **45**

ELECTRICAL ANALYSIS AND DESIGN REPORT

- 9. Provide, as needed, an exhaustive diagnostic, monitoring and operations environment via the EXPRESS laptop computer.
- 10. Support the playback of recorded data to ground systems at selectable data rates up to at least 20Mbits/second sustained while simultaneously recording at prescribed rates.
- 11. Support ACOP to AMS-02 commanding at selectable data rates up to at least 20Mbits/second sustained (No requirement for simultaneous recording or playback operations at higher rates.)
- 12. Support an alternate AMS-02 ground commanding and housekeeping report path via the HRDL interface.
- 13. CompactPCI based. Preferably 6U form factor.
- 14. Crew serviceable for upgrades and repairs hardware and software.
- 15. Provide for upgrades and expansion to ACOP using COTS subsystems.
- 16. Provide support of ISS system upgrades (100bt MRDL follow on systems)⁵.
- 17. ACOP will be housed in an EXPRESS Rack Locker.
- 18. The mass budget for ACOP is 35.5 kg for the EXPRESS Rack Locker and 35.5 kg for the soft stowage bag.
- 19. The power allocated to ACOP is 200 watts⁶

4.2 UTILIZATION CONCEPT

The following are the key points of the ACOP operational concept as it pertains to the AMS-02 mission:

- ACOP is principally a ground operated payload.
- ACOP is powered and active whenever AMS-02 is active. Only short (<8hrs) outages.
- ACOP maintains an active bi-directional connection via the HRDL interface to AMS-02 at all times.
- The AMS-02 TX connection may be tee'd by the APS to the HRFM/KU for direct downlink.
- ACOP provides the mechanism for the crew to monitor and control AMS-02. Both front panel and ERL based interfaces are supported.
- As KU access is available, ACOP will be commanded to use its additional TX connection to down link data. ACOP will have the ability to burst this transmission (~20Mbits/sec).
- All data transmitted by AMS-02 is recorded onto ACOP's hard drives as a master copy of the AMS-02 science data.
- When ACOP has acknowledged that the data is recorded, AMS-02 can release that data from its buffers.
- The four hard drives installed in ACOP provide an estimated 20 days of recording (Note: Dependent on event rate and size.)
- The four installed hard drives will require periodic replacement by the ISS crew from the onboard stock of empty drives (30 minute operation about every 20 days)
- A batch of 20 hard drives provides 150 days of recording capacity.
- New batches of hard drives will be delivered by STS and the original master copies of the AMS-02 data will be returned to earth by STS.

⁵ Not foreseen in the contract ASI N. I/044/04/0

⁶ See Section 5.6 for the actual power budget



5. ELECTRICAL DESIGN

5.1 ISS AVIONICS ARCHITECTURE

The ISS Command & Data Handling (C&DH) of the ACOP and AMS-02 system is shown as Figure 5-1.




Figure 5-1 AMS-02 Avionics Architecture

Commanding and housekeeping data for ACOP is handled via the EXPRESS Rack Interface Controller (RIC). ACOP communicates with the RIC software on an Ethernet connection via the Payload Ethernet Hub Bridge (PEHB) using the Transmission Control Protocol/Internet Protocol (TCP/IP).

All ISS HRDL fibers are connected to the Automated Payload Switch (APS). This device provides cross bar switching among the fiber systems of ISS. ACOP has two prime targets for HRDL transfers. The first is the High Rate Frame Multiplexer (HRFM - via the High-Rate Communications Outage Recorder (HCOR). The HRFM interleaves data to the KU-Band transmission system for downlink. The second target is the AMS-02 payload. The APS can be configured to tee data transmitted by AMS-02 to both the HRFM and ACOP.

ACOP maintains an active bi-directional connection via the HRDL interface to AMS-02 at all times. As KU access is available, ACOP will be commanded to use its additional TX connection to down link data. ACOP will have the ability to burst this transmission (~20Mbits/sec). All data transmitted by AMS-02 is recorded onto ACOP's hard drives as a master copy of the AMS-02 science data. When ACOP has acknowledged that the data is recorded, AMS-02 can release that data from its buffers.



5.2 ACOP AVIONICS ARCHITECTURE

The ACOP system is based on CompactPCI systems. It contains a single board computer and several interface boards (including HRDL fiber interfaces, Ethernet interfaces, two USB interfaces to upgrade the operating system and programs and digital input-output and video interfaces). ACOP will also contain four exchangeable hard disks used to archive the data and the necessary interfaces. Other parts of ACOP are a LCD screen (TBC) and a simple push button interface, connected via peripheral cards.

In the main chassis and front panel there are the electrical parts which include a set of digital computer hardware and software. The functional block diagram of electrical parts is shown as Figure 5-2.




Figure 5-2 ACOP Electrical Block Diagram

The ACOP chassis includes the following modules:

- ACOP-SBC: Single board computer, based on the IBM PPC 750, which provides 400Mhz speed as well as standard CompactPCI bus interfaces and acts as CompactPCI system slot.
- ACOP-T101: Provides 2 fiber optic TX and 1 fiber optic RX interfaces.
- ACOP-T102: Provides video output interface (TBC), 2 USB 1.1 interfaces and a DIO interface.
- ACOP-T103: Provides 2 Ethernet ports and 4 SATA ports.
- Spare Slot: for future expansion purpose
- ACOP-PS: Double height power supply.
- 4 hot swappable HDD (Hard Disk Drive)



The ACOP front panel will be equipped with:

- Four Momentary Push Buttons
- One Circuit Breaker with On/Off Switch
- One HRDL Connector
- One Power Connector
- One MRDL Connector with 10/100 base Ethernet
- One LCD screen with backlight (TBC)

During the engineering development stage, the I/O configuration will be tailored with PMC mezzanine modules and all modules integrated in an industry standard CompactPCI backplane. The design is scaleable and expandable, with a clear and built-in path for technology upgrades and insertion. A well-defined avionics Application Programming Architecture abstracts the application software from the underlying hardware, affording system evolution to everincreasing performance standards, while effectively managing obsolescence. The Ethernet interface and USB interface can also supports software development and system maintenance during development.

5.2.1 POWER DISTRIBUTION AND POWER FEEDERS PROTECTIONS

ACOP is supplied by the +28Vdc standard power feeder provided by the EXPRESS Rack. A circuit breaker with a switch mounted on the front panel provides the On/Off switching capability. When the switch is moved to the on position power is provided to the system. During power stabilization the ACOP single board computer CPU is held in reset; once power is stable reset is released and the system begins the boot phase.

The circuit breaker is used also to protect wirings and downstream circuits from thermal damage that occurs during an over-current situation and as the first step of defense against electrical hazards. Circuit breaker's features include fail-safe operation, ambient temperature compensation and load protection function.

The circuit breaker's output supplies the ACOP Power Distribution module (ACOP-PS), which is based on power DC/DC converter implemented with hybrid integrated circuits. Each one incorporates two filters designed with output common mode filter chokes and low ESR capacitors, as shown in Figure 5-3.




Figure 5-3 ACOP Power Distribution Diagram

On the power input side of the ACOP-PS, for each DC/DC converter the common mode currents are interrupted by a high inductance common mode choke. A shunt capacitor connected to the hybrid integrated circuit case allows the common mode input currents to be localized, instead of flowing out to the input leads.



Doc N°: ACP-RP-CGS-004

Issue: 1 Date: Jan. 2005

Page 20 of 45

ELECTRICAL ANALYSIS AND DESIGN REPORT

Two stages of LC differential filtering are used to reduce ripple current levels. By using two cascaded higher frequency stages, each stage is physically smaller than a larger, lower frequency single stage.

On the output side of the ACOP-PS, for each DC/DC converter a common mode choke and a shunt capacitor to the hybrid integrated circuit case completely tame the common mode spikes. A small differential filter adds the final bit of filtering to the output leads. At above approximately 10 MHz, the output filters within the hybrid can become capacitive: external ferrite leads and small capacitors may be used to tame the residual high frequency spikes.

Three different voltages, 3.3V, 5V and 12V, are distributed from ACOP-PS to CompactPCI backplane and other stand-alone devices. The ACOP-SBC board will provide a power monitor circuit for both the 3.3V and 5V supplies: during power up, the 3.3V power monitor circuit will hold the ACOP in reset until the power is stable. The 5V power monitor signal will be latched when activated and the latched results will be provided as input to the CPU for software reading.

5.3 AVIONICS DESIGN DETAILS

The mechanical design of ACOP card cage assembly is shown as Figure 5-4.




Figure 5-4 ACOP Main Components

The main characteristics of the ACOP card cage assembly are:

- 6U card cage for 5 double Eurocard CompactPCI boards in a CompactPCI chassis.
- Conduction cooling and wedge-locks for CompactPCI boards and power supply board.
- Double height power supply slot.
- Mounting provisions for CompactPCI backplane.
- 4 hard drives with caddies that can be removed from the chassis

The CompactPCI bus combines the performance advantages of the PCI desktop architecture with the ruggedness of the Eurocard form factor, a widely used standard within the industry for over 20 years. The Eurocard boards provides more secure connectors and more available space for professional embedded platforms than the PCI cards in desktop computers. The CompactPCI standard has widely been accepted for a large spectrum of applications.



The board design in the ACOP case is based on the "IEEE 1101.2 - Mechanical Core Specification for Conduction Cooled Eurocards" specification and the board layout is shown in Figure 5-5:




Figure 5-5 IEEE 1101.2 - Mechanical Core Specification for Conduction Cooled Eurocards

To allow ACOP to operate in the ISS, the boards design incorporates the following techniques:

- Buried thermal layers within the PCB
- Heat sink for high power components
- Stiffening ribs cross the board
- Expandable wedge lock on both sides



5.3.1 ACOP-SBC

The ACOP-SBC is a single slot 6U CompactPCI form-factor board that fits into a system slot of a standard CompactPCI backplane. It consists of an IBM PowerPC750 CPU with system memory, several peripherals and the CompactPCI interface.

Figure 5-6 shows the main functional blocks that make up the ACOP-SBC board. There are two bus sections in the ACOP-SBC board design: the CPU bus provides connections to the North PCI Bus Bridge chip, which provides the connections to the processor memory.

The processor memory includes read only boot PROM, FLASH memory and SDRAM. The system allows the operational memory configuration to be customized to the specific application.




Figure 5-6 ACOP-SBC Functional Block Diagram

The following is a list of the hardware features for the ACOP-SBC:

- Microprocessor:
 - o IBM PowerPC750 running at 400 MHz, On-chip Cache (I/D): 32K/32K
- CPU to PCI Bridge:
 - o The CompactPCI backplane bus is 33MHz / 32-bit PCI
 - o Up to 75MHz CPU bus frequency
 - o CPU to SDRAM bridge
 - o CPU to PCI bridge
 - o PCI to DRAM bridge
 - Compatible to PCI rev 2.1
- Main Memory:
 - o Synchronous Dynamic RAM (66MHz)
 - o 64 bit DRAM data path interface
 - 256Mbyte Synchronous DRAM supported



Doc N°: ACP-RP-CGS-004

Issue: 1 Date: Jan. 2005

Page **23** of **45**

ELECTRICAL ANALYSIS AND DESIGN REPORT

- On-board Flash Memory:
 - o 32 bit Flash data path
 - o 4Mbyte (1M x 32) standard configuration
 - o 8Mbyte (2M x 32) optional configuration
- One 32 Pin JEDEC standard EPROM PLCC socket:
 - o 8-bit EPROM data path interface
 - o Up to 512KB EPROM supported
- Dual serial interface ports:
 - o 16552D (16550A compatible)
 - o RS422 Interface
- General Purpose Registers
- Reset Generation
- Thermal sensor input
- 32bits /33Mhz CompactPCI system slot, PICMG 2.0 compliant



5.3.2 ACOP-T101

The ACOP-T101 module provides two transmit and one receive fiber optic interfaces meeting the ISS HRDL CCSDS packet mode standards. The hardware structure of ACOP-T101 board is shown in Figure 5-7.

Two ZBT SRAM chips are used as buffer between System slot and the FPGA chip. The PCI agent chip (Actel A54SX72A) includes two main functions:

- 1) translator between the PCI bus and interface back-end bus
- 2) handling of the read/write operations (PCI memory space access) on the left port of the DPM buffer

The FPGA chip accesses the DPM buffer though its right port. It also has a 5 bit parallel data interface with physical data transmitter (AM79865) and receiver (AM79866A) for HRDL .




Figure 5-7 ACOP-T101 Functional Block Diagram

The following is a list of the hardware features for the ACOP-T101:

- It includes two transmit and one receive fiber optic interfaces meeting the ISS HRDL CCSDS packet mode standards
- The interface provides intelligent reception and transmission of variable length CCSDS packets referred to as frames
- Ram data is received into and transmitted out of a buffer memory of 1MB contained on board. The configuration of FIFOs to manage the data is done by software allowing support for varying operational modes.
- Software configurable sync-symbol insertion parsing in terms of a data-symbol to sync-symbol ratio as well as specifying the number of sync-symbols between frames.
- The interface removes all sync-symbols on reception.
- The interface provides a means to transmit test patterns of symbols, including both valid and invalid symbols
- Transmitter capable to transmit frame from 1 to 4096 bytes length
- Data symbols can be interleaved with sync symbols d:s where d=0:20 s=0:20 where d is the number of
 consecutive data symbols and s is the number of consecutive sync symbols. Either s or d being zero means no
 syncs are inserted
- The number of sync symbols in the gap between frames can be specified between 1 and 2 ^{★★} 23 − 1 inclusively
- Receiver can receive frames from 0 to 4096 symbols with all sync symbols removed.
- 32bits /33Mhz CompactPCI peripheral slot, PICMG 2.0 compliant



5.3.3 ACOP-T102

The block diagram in Figure 5-8 shows the main functional blocks of the ACOP-T102 board. An ACTEL A54SX72A FPGA is used to implement the PCI agent and VGA controller function (TBC). It is compliant with the PCI 2.2 specification and provides 33MHz performance. Two ZBT SRAM chips are used as video memory and buffer between system slot and the FPGA chip.




Figure 5-8 ACOP-T102 Functional Block Diagram

The following is a list of the hardware features for the ACOP-T102:

- LCD Graphic Function (TBC):
 - Only graphic mode supported.
 - o Resolutions: 640x480 and 320x240
 - o Color: 5 bits (bit1 to bit 5) for R, G, B. The value of bit 0 of each color is fixed to zero.
 - o Clock frequency: 25MHz
 - Vertical frequency: ~ 60Hz
 - o Video SRAM: 256K x 32bit
- D/A converter with analog output to adjust the brightness of the LCD backlight (TBC)
- USB interface:
 - o Supports USB Specification 1.1 (1.5Mb/s) devices
 - Allow one PCI transaction to access both SL811HS controllers.
 - Support burst R/W by using backend throttling
- 32bits /33Mhz CompactPCI peripheral slot, PICMG 2.0 compliant



5.3.4 ACOP-T103

The ACOP-T103 provides four (4) separate SATA channels to access storage media such as hard disk drive. It uses a PCI-to-Quad-SATA Controller that supports a 32-bit, 66 or 33MHz PCI bus. It accepts host commands through the PCI bus, processes them and transfers data between the host and Serial ATA devices.

It can be used to control four independent Serial ATA channels: each channel has its own Serial ATA bus and will support one Serial ATA device with a transfer rate of 1.5 Gbits/sec (150 MBytes/sec).

The ACOP-T103 also provides two independent high-performance Fast Ethernet interface controller ports.





Figure 5-9 ACOP-T103 Functional Block Diagram

The following is a list of the hardware features for the ACOP-T103:

- PCI to 4-port Serial ATA (SATA) host controller
- Serial ATA transfer rate of 1.5Gbit/second
- Spread spectrum receiver and single PLL for all channels
- Independent 256 byte (32-bit by 64) FIFO per channel
- Integrated Serial ATA Link and PHY logic
- Compliant with Serial ATA 1.0 specifications
- Two IEEE802.3 10/100Base Ethernet ports, Both TX and RX supported
- 32bits /33Mhz CompactPCI peripheral slot, PICMG 2.0 compliant



Doc N°: ACP-RP-CGS-004

Issue: 1 Date: Jan. 2005

Page **27** of **45**

5.3.5 ACOP-BP

The ACOP backplane is compliant to the PICMG 2.0 R3.0 standard for backplane, module connectors, mechanical and power interfaces. CompactPCI signals are routed on P1 connector row only. P2 connectors are installed only on the system slot positions. P3 connector row is not used at all.

Each of the CompactPCI segment provides +3.3Vdc signal environment only. All V(I/O) pins of each slot are connected to the corresponding +3.3V power planes. The peripheral interface signals for ACOP specific applications are routed on P4.




Figure 5-10 ACOP-BP Functional Block Diagram



Doc N°: ACP-RP-CGS-004

Issue: 1 Date: Jan. 2005

Page **28** of **45**

ELECTRICAL ANALYSIS AND DESIGN REPORT

The following is a list of the hardware features for the ACOP-BP:

- Compliant with the CompactPCI core specification (PICMG 2.0 R3.0), including the external +12V and -12V power lines connectors for ground test only.
- Support 32-bit, 33 MHz PCI bus operation
- 3.3V V(I/O) signaling voltage only
- no Hot Swap capability, no Rear I/O capability
- 5-slot wide, one system and four I/O slots
- Standard 47 pins power supply slot
- Position of the AMS-02 specific I/O modules is predefined.



5.3.6 ACOP-PS

The ACOP-PS module is CompactPCI form factor and installed in the backplane. The input voltage range is 24 to 32Vdc, compliant with the +28Vdc power feeder voltage range provided by the EXPRESS Rack.

Three outputs (generated by power DC/DC converter implemented with hybrid integrated circuits) provide 3.3Vdc, 5Vdc and 12Vdc power supplies with independent output regulation. The outputs of the ACOP-PS meet the electrical requirements of PICMG specification for CompactPCI systems.




Figure 5-11 ACOP-PS Functional Block Diagram

The following is a list of the hardware features for the ACOP-PS:

- Inrush Current: TBD A peak @ TBD Vdc
 Efficiency: > 75% @ full load, nominal line
- Output Power: TBD watts +5.06V +/-3%: TBD A +3.36V +/-3%: TBD A +12.1V +/-5%: TBD A
- Protections (TBC): over-voltage, over-current, short-circuit, over temperature and fault isolation
- Built-in EMI filters
- Backplane power connection via PICMG 2.11 compliant 47-pin power connecter.



Doc N°: ACP-RP-CGS-004

Issue: 1 Date: Jan. 2005

Page 30 of 45

ELECTRICAL ANALYSIS AND DESIGN REPORT

5.3.7 LCD MONITOR (TBC)

A Color Active Matrix Liquid Crystal Display (LCD) with an integral Cold Cathode Fluorescent Lamp (CCFL) backlight system will be mounted on the ACOP front panel (TBC). This TFT-LCD has a 6.4 inch diagonally measured active display area with VGA resolution (640 vertical by 480 horizontal pixel array). Each pixel is divided into Red, Green and Blue sub-pixels or dots which are arranged in vertical stripes. A DC/AC inverter is installed inside to provide power for backlight tubes. Backlight tube brightness is adjustable by means of push buttons and software.

The following is a list of the hardware features for the LCD module (TBC):

- Compatible with VGA-480, VGA-400, VGA-350 and free format.
- Screen size 6.4"
- Display format 640 x R,G,B x 480
- Display colors: 262,144
- Active area/Outline area = 62.3%
- Backlight brightness adjustable

5.3.8 HARD DRIVES

There are four hard drives installed in ACOP providing 20 days of estimated recording time. (Note: Dependent on event rate and size). The four installed hard drives will require periodic replacement by the ISS crew from the onboard stock of empty drives. A batch of 20 hard drives provides 150 days of recording capacity. New batches of hard drives will be delivered by STS and the original master copies of the AMS-02 data will be returned to earth by STS.

A dedicated HDD Backplane provides blind mate connectors for the hard drives. Cables are provided to bring power and data connections to this Backplane.

The following is a list of the hardware features for the Hard Disk Drives:

- Serial ATA with 1.5Gb/sec interface speed
- Native Command Queuing
- Build-in 16MB cache buffer
- Capacity 250 GB or Up

5.3.9 THERMAL SENSORS NETWORK

The thermal sensor network will consist of Dallas one-wire bus devices attached to a single network. The devices will be mounted where appropriate within the ACOP system. Each ACOP-T10x board will have a front panel connector to connect the devices on it. Additionally several sensors will be mounted on the chassis to monitor base plate and hard drive temperatures. The digital I/O (DIO) function will be used to control this bus.



Doc N°: ACP-RP-CGS-004

Issue: 1 Date: Jan. 2005

Page **31** of **45**

ELECTRICAL ANALYSIS AND DESIGN REPORT

5.3.10 INTERNAL HARNESS

Table 5-1 provides a preliminary list of the internal harness of ACOP. All the cables will be selected for what concerns the current rating according to Para. 7.32 of ECSS-Q-60-11A (TBC).

Cable	Type /Size	From	То	
SATA	SATA 26-28AWG (TBC)	ACOP-T103 Card Front Panel	HDD Backplane	
Ethernet	CAT5 22AWG (TBC)	ACOP-T103 Card Front Panel	ACOP Front Panel	
Fiber Tx1	ISS fiber	ACOP-T101 Card Front Panel	Through ACOP Front Panel to EXPRESS Rack	
Fiber Tx2	ISS fiber	ACOP-T101 Card Front Panel	Through ACOP Front Panel to EXPRESS Rack	
Fiber Rx	ISS fiber	ACOP-T101 Card Front Panel	Through ACOP Front Panel to EXPRESS Rack	
External Power	12 AWG	ACOP Front Panel	ACOP-BP	
Push Buttons	20 – 24 AWG (TBC)	ACOP Front Panel	ACOP-T102 Card Front Panel	
LCD Ribbon (TBC)	26 – 28 AWG (TBC)	ACOP Front Panel	ACOP-T102 Card Front Panel	
LCD Power (TBC)	20 – 24 AWG (TBC)	ACOP Front Panel ACOP-T102 Card Fron		
HD Power	20 – 24 AWG (TBC)	ACOP-BP	HDD Backplane	

Table 5-1 ACOP Internal Harness



Doc N°: ACP-RP-CGS-004

Issue: 1 Date: Jan. 2005

Page 32 of 45

ELECTRICAL ANALYSIS AND DESIGN REPORT

5.4 AVIONICS INTERFACES

This Section gives only a general overview of the ACOP Avionics Interfaces. Details are reported in the ACOP ICD.

5.4.1 POWER INTERFACES

- The power requirement will be compliant to AD1 Section 6 (Electrical Power Interfaces).
- ACOP will not be powered during STS transportation.
- On ISS, ACOP will be powered from the ER upper or lower connector panel. A cable, with connectors meeting AD1 Section 6.6 (Electrical Connectors) and Section 8 (Electrical Wiring Interface), will be provided to link ACOP's front panel power connector to the ER connector panel.
- ACOP power request is < 200Watt⁷.
- ACOP input power line will be isolated from the structure by at least 1 Mohm with a parallel capacitance of <= 10uF, measured at the ACOP interface connector contacts, according to AD1 Section 7.6 (Power Circuit Isolation and Grounding)⁸.
- 24Vdc to 32Vdc (nominal 28Vdc) input voltage from the power cable
- Double-pole circuit breaker with over-current protection, on/off switch and reset inserted in series between the ACOP power connector and the ACOP-PS.

5.4.2 DATA AND COMMANDS INTERFACES

- The Ethernet interfaces will meet the requirements of AD1 Section 7.7 (Signal Isolation and Grounding Requirements) and Section 9.2 (Ethernet Communications). It will provide EXPRESS rack protocol to communicate to the RIC
- A RS-422 serial interface will be available on the ACOP-SBC Card Front Panel for ground tests (TBC)
- Two USB 1.1 interfaces (TBC) will be available on the ACOP-T102 Card Front Panel, to be used by crew in non-nominal scenarios (SW patches) to connect portable devices (USB keys).
- The HRDL Interfaces will meet the requirements of AD9 Section 3 and AD10 Section 3.4:
 - HRDL connections are a special resource required for ACOP that usually are not available for a standard EXPRESS Rack payload.
 - o Full time − (1) TX and (1) RX fiber are used for a AMS-02 to ACOP private payload network to support the complex data management required.
 - o Intermittent (1) TX fiber is used to downlink AMS-02 telemetry data.
 - o (2) TX and (1) RX HRDL fibers on the UIP could be available during the AMS-02 mission: TX and RX under TESS (complete mission) and TX under MELFI (as initiation location, may have to move).
 - o To connect the HRDL channels, optical fiber cables will be installed inside the laboratory from ACOP to these J7 connectors, following a defined path agreed between EPIM and AMS-02 Program.

5.5 CREW INTERFACES

- LCD Display (TBC)
- Four Momentary Push Buttons
- One Circuit Breaker On/Off Switch
- Hard Drive exchange caddies

⁷ See Section 5.6 for the actual power budget

⁸ For details see Section 7.1 and Section 8



Doc N°: ACP-RP-CGS-004

Issue: 1 Date: Jan. 2005

Page **33** of **45**

ELECTRICAL ANALYSIS AND DESIGN REPORT

5.6 POWER BUDGET

The following table shows the power budget for the major components of ACOP.

	Power consumption (W)			
ltem	Stand-by	Operative (average)	Operative (peak)	Remarks
ACOP-SBC	-	9.90	-	
ACOP-T101	-	1.65	-	
ACOP-T102	-	1.65	-	
ACOP-T103	-	5.00	-	
Spare Slot	-	0	-	
ACOP-PS	-	11.35	-	
ACOP-LCD (TBC)	-	6.30	-	
HDD1 ⁹	0.72	-	12.54	
HDD2	0.72	-	12.54	
HDD3	0.72	-	12.54	
HDD4	0.72	-	12.54	

Table 5-2 Power Budget

5.6.1 OPERATIVE CASE - POWERED DOWN

In this case ACOP has its power switch in the off position.

Item	Power Consumption (W)	Remarks
ACOP-SBC	0	
ACOP-T101	0	
ACOP-T102	0	
ACOP-T103	0	
Spare Slot	0	
ACOP-PS	0	
ACOP-LCD (TBC)	0	
HDD1	0	
HDD2	0	
HDD3	0	
HDD4	0	
Total	0	

Table 5-3 Operative Case - Powered Down

-

⁹ Nominal one or two drives operative



Doc N°: ACP-RP-CGS-004

Issue: 1 Date: Jan. 2005

Page **34** of **45**

ELECTRICAL ANALYSIS AND DESIGN REPORT

5.6.2 OPERATIVE CASE - COLD START

In this case ACOP has just received power and is awaiting commands.

Item	Power Consumption (W)	Remarks
ACOP-SBC	9.90	
ACOP-T101	1.65	
ACOP-T102	1.65	
ACOP-T103	5.00	
Spare Slot	0.00	
ACOP-PS	11.35	
ACOP-LCD (TBC)	6.30	
HDD1	0.72	
HDD2	0.72	
HDD3	0.72	
HDD4	0.72	
Total	38.73	

Table 5-4 Operative Case - Cold Start

5.6.3 OPERATIVE CASE - WARM START

In this case ACOP has just reset and is reloading the system.

Item	Power Consumption (W)	Remarks
ACOP-SBC	9.90	
ACOP-T101	1.65	
ACOP-T102	1.65	
ACOP-T103	5.00	
Spare Slot	0.00	
ACOP-PS	11.35	
ACOP-LCD (TBC)	6.30	
HDD1	0.72	
HDD2	0.72	
HDD3	0.72	
HDD4	0.72	
Total	38.73	

Table 5-5 Operative Case - Warm Start



Doc N°: ACP-RP-CGS-004

Issue: 1 Date: Jan. 2005

Page **35** of **45**

ELECTRICAL ANALYSIS AND DESIGN REPORT

5.6.4 OPERATIVE CASE – ACTIVE IDLE

In this case ACOP has loaded LINUX but the application software is idle.

Item	Power Consumption (W)	Remarks
ACOP-SBC	9.90	
ACOP-T101	1.65	
ACOP-T102	1.65	
ACOP-T103	5.00	
Spare Slot	0.00	
ACOP-PS	11.35	
ACOP-LCD (TBC)	6.30	
HDD1	0.72	
HDD2	0.72	
HDD3	0.72	
HDD4	0.72	
Total	38.73	

Table 5-6 Operative Case - Active Idle

5.6.5 OPERATIVE CASE - ACTIVE RECORD

The ACOP application is actively recording data.

Item	Power Consumption (W)	Remarks
ACOP-SBC	9.90	
ACOP-T101	1.65	
ACOP-T102	1.65	
ACOP-T103	5.00	
Spare Slot	0.00	
ACOP-PS	11.35	
ACOP-LCD (TBC)	6.30	
HDD1	8.20	Estimated duty cycle, typical HD
HDD2	0.72	
HDD3	0.72	
HDD4	0.72	
Total	46.21	

Table 5-7 Operative Case - Active Record



Doc N°: ACP-RP-CGS-004

Issue: 1 Date: Jan. 2005

ELECTRICAL ANALYSIS AND DESIGN REPORT Page 36 of 45

5.6.6 OPERATIVE CASE - ACTIVE PLAYBACK

The ACOP application is actively playing back data.

Item	Power Consumption (W)	Remarks
ACOP-SBC	9.90	
ACOP-T101	1.65	
ACOP-T102	1.65	
ACOP-T103	5.00	
Spare Slot	0.00	
ACOP-PS	11.35	
ACOP-LCD (TBC)	6.30	
HDD1	8.20	Estimated duty cycle, typical HD.
HDD2	0.72	
HDD3	0.72	
HDD4	0.72	
Total	46.21	

Table 5-8 Operative Case – Active Playback

5.6.7 OPERATIVE CASE – ACTIVE RECORD AND PLAYBACK

The ACOP application is both recording and playing back data from different hard drives.

Item	Power Consumption (W)	Remarks
ACOP-SBC	9.90	
ACOP-T101	1.65	
ACOP-T102	1.65	
ACOP-T103	5.00	
Spare Slot	0.00	
ACOP-PS	11.35	
ACOP-LCD (TBC)	6.30	
HDD1	8.20	Estimated duty cycle, typical HD.
HDD2	8.20	Estimated duty cycle, typical HD.
HDD3	0.72	
HDD4	0.72	
Total	53.69	

Table 5-9 Operative Case – Active Record and Playback



Doc N°: ACP-RP-CGS-004

Issue: 1 Date: Jan. 2005

Page **37** of **45**

ELECTRICAL ANALYSIS AND DESIGN REPORT

6. EMC REQUIREMENTS ASSESMENT AND VERIFICATION APPROACH

This section provides the list of the EMC and bonding-grounding requirements applicable to ACOP and the identification of the verification type to be applied.

6.1.1 EMC APPLICABLE DOCUMENTS

The AD1 Sections 7.1, 7.3 and 7.4 contain all the requirements that ACOP shall to be compliant with. Sections 7.2, 7.4.1, and 7.4.2 has not to be considered applicable due to the fact ACOP will be transported inside the Shuttle in power off condition.

6.1.1.1 EMC VERIFICATION

Verification of the applicable requirements given in AD1 will be carried out by test and/or review of design and/or analysis as defined in AD13.

6.1.2 EMC REQUIREMENTS

6.1.2.1 CE 01 CONDUCTED EMISSION REQUIREMENT

The ACOP shall comply with the narrow band emission between 30 Hz and 15 KHz on the DC current leads as specified in the AD1 Section 7.3.1.3.1. The emission limit shall be established considering that the ACOP requires an input current of 2.5 A (TBC) on the 28Vdc nominal inlet (70W @28Vdc).

6.1.2.1.1 CE 01 VERIFICATION

The verification of the CE 01 EMC requirement shall be carried out in accordance with the requirements defined in the AD1 Section 7.3.1.3.2

The test shall be carried out in the noisiest operating mode

6.1.2.2 CE 03 CONDUCTED EMISSIONS

6.1.2.2.1 CE 03 REQUIREMENTS

ACOP shall comply with the narrow band emission between 15 KHz and 50 MHz on the DC current leads as specified in the AD1 Section 7.3.1.3.3

The emission limit shall be established considering that the unit requires the input current already specified in previous paragraphs.

6.1.2.2.2 CE 03 VERIFICATION

The verification of the CE 03 EMC requirement shall be carried out in accordance with the requirements defined in the AD1 Section 7.3.1.3.4

The test shall be carried out in the noisiest operating mode



Doc N°: ACP-RP-CGS-004

Issue: 1 Date: Jan. 2005

Page 38 of 45

ELECTRICAL ANALYSIS AND DESIGN REPORT

6.1.2.3 CE 07 CONDUCTED EMISSIONS

6.1.2.3.1 CE 07 REQUIREMENTS

ACOP shall comply with the direct current input power leads spikes (in the time domain) as indicated in the AD1 Section 7.3.1.3.5. The purpose of the test is to measure in the time domain the unit induced effect on the input DC power quality, caused by cycling the ACOP power and changing the operating modes.

6.1.2.3.2 CE 07 VERIFICATION

The verification of the CE 07 EMC requirement shall be carried out in accordance with the requirements defined in the AD1 Section 7.3.1.3.6

6.1.2.4 CS01 CONDUCTED SUSCEPTIBILITY

6.1.2.4.1 CS 01 REQUIREMENT (30 HZ - 50 KHZ)

The ACOP Payload shall not produce an unsafe condition or one that could result in damage to ISS equipment or payload hardware and shall operate within the specification without performance degradation when subjected to electromagnetic energy injected on the power leads as specified in AD1 Section 7.3.1.4.2

6.1.2.4.2 CS 01 VERIFICATION

The verification of the CS 01 requirement shall be carried out in accordance with the directions given at Section 3.2.2.1 of the SSP-30238

6.1.2.5 CS 02 CONDUCTED SUSCEPTIBILITY

6.1.2.5.1 CS 02 REQUIREMENT (50 KHZ - 50 MHZ)

The ACOP shall not produce an unsafe condition or one that could result in damage to ISS equipment or payload hardware and shall operate within the specification without performance degradation when subjected to electromagnetic energy injected on the power leads as specified in AD1 Section 7.3.1.4.4.

6.1.2.5.2 CS02 VERIFICATION

The verification of the CS 02 requirement will be carried out in accordance with the Section 3.2.2.2 of the SSP-30238.



Doc N°: ACP-RP-CGS-004

Issue: 1 Date: Jan. 2005

Page **39** of **45**

ELECTRICAL ANALYSIS AND DESIGN REPORT

6.1.2.6 CS 06 CONDUCTED SUSCEPTIBILITY

6.1.2.6.1 CS 06 REQUIREMENT

The ACOP shall not produce an unsafe condition or one that could result in damage to ISS equipment or payload hardware and shall operate within the specification without performance degradation when subjected to electromagnetic energy injected on the power leads as specified in AD1 Section 7.3.1.4.6.

6.1.2.6.2 CS 06 VERIFICATION

The verification of the CS 06 requirement will be carried out by test in accordance with the Section 3.2.2.3 of the SSP-30238.

6.1.2.7 RE 02 RADIATED EMISSIONS

Electric field, 14 KHz - 10 GHz (narrow band), 13,5 - 15,5 GHz

6.1.2.7.1 RE 02 REQUIREMENT

ACOP shall not radiate in excess of the values specified in AD1 Section 7.3.1.5.4.

6.1.2.7.2 RE 02 VERIFICATION

The verification of the compliance with the RE 02 requirement shall be carried out by test, in accordance with the Section 3.2.3.1 of the SSP-30238.

6.1.2.8 RS 02 RADIATED SUSCEPTIBILITY

Magnetic induction field

6.1.2.8.1 RS 02 REQUIREMENT

The ACOP shall not produce an unsafe condition or one that could result in damage to ISS equipment or payload hardware when subjected sequentially when subjected to the test spikes specified in AD1 Section 7.3.1.6.3.

6.1.2.8.2 RS 02 VERIFICATION

The verification of the compliance with the RS02 requirement will be carried out by test. The test will be executed in accordance with the instructions given in Section 3.2.4.1 of the SSP-30238



Doc N°: ACP-RP-CGS-004

Issue: 1 Date: Jan. 2005

Page **40** of **45**

ELECTRICAL ANALYSIS AND DESIGN REPORT

6.1.2.9 RS 03 RADIATED SUSCEPTIBILITY

Electric field, 14 KHz to 20 GHz

6.1.2.9.1 RS 03 REQUIREMENTS

The ACOP shall not produce an unsafe condition or one that could result in damage to ISS equipment or payload hardware when subjected to the radiated electric field less than or equal to the values specified in AD1 Section 7.3.1.7.2.

6.1.2.9.2 RS 03 VERIFICATION

The RS03 requirement will be verified by test in accordance with the instructions given at Section 3.2.4.2 of the SSP-30238.

Since the unit is a digital equipment the requirement of Section 3.2.4.2.3.9.3 is considered applicable for the modulation.

6.1.3 ADDITIONAL REQUIREMENTS

6.1.3.1 CORONA EFFECTS

6.1.3.1.1 CORONA REQUIREMENT

The ACOP shall be designed to preclude damaging by the corona effect in any ISS operating condition

6.1.3.1.2 CORONA VERIFICATION

It is understood that the compliance with the requirement defined in AD1 Section 7.3.2.3 is verified by the absence of corona effects during functional test.

6.1.3.2 STATIC ELECTRICITY

6.1.3.2.1 ELECTROSTATIC DISCHARGE REQUIREMENT

The un-powered ACOP shall not be damaged by electrostatic discharge (ESD) equal to or less than 4KV applied to the case or to any pin on external connectors.

If the ACOP may be damaged by ESD between 4 KV and 15 KV, they must have a label placed on the case in a location clearly visible in the installed position.

Handling and labeling of the units susceptible to ESD up to 15 KV shall be in accordance with MIL-STD-1686A

6.1.3.2.2 ESD VERIFICATION

The verification will be carried out by analysis or test. The ESD will be simulated by charging a 100pF capacitor and discharging it through a 1500 Ω resistor



Doc N°: ACP-RP-CGS-004

Issue: 1 Date: Jan. 2005

Page **41** of **45**

ELECTRICAL ANALYSIS AND DESIGN REPORT

6.1.3.3 LIGHTNING

6.1.3.3.1 LIGHTNING REQUIREMENT

ACOP shall be designed so that a failure due to a lightning strike will not propagate to the MPLM or the ISS

6.1.3.3.2 LIGHTNING VERIFICATION

The verification that the payload is designed to meet the lightning produced magnetic fields environment of the payload bay as specified in the IDD will be performed by analysis based on RS02 test results as suggested by AD13.

6.1.3.4 MAGNETIC FIELDS

6.1.3.4.1 MAGNETIC FIELDS FOR EXPRESS RACK PAYLOADS IN THE ISS REQUIREMENTS

ACOP shall not generate AC or DC magnetic fields greater than the limits defined in AD1 Sections 7.4.3.1 and 7.4.3.2.

6.1.3.4.2 MAGNETIC FIELDS FOR EXPRESS RACK PAYLOADS IN THE ISS VERFICATION

The requirements will be verified by test.

6.1.4 GROUNDING & BONDING

6.1.4.1 GROUNDING & BONDING REQUIREMENTS

ACOP shall meet the grounding and bonding requirements given in AD1 Sections 7.5 – 7.7 and in particular:

- ACOP shall be inserted and fixed into a Locker location of an EXPRESS Rack before being powered on
- ACOP will use the single point ground approach for the internally DC/DC generated secondary power lines (cPCI voltages, Hard Disk Drives voltages).
- the EXPRESS Rack 28Vdc primary power line will be maintained isolated from the ACOP chassis/structure by a minimum of 1 Mohm in parallel with a capacitance less than 10uF.
- the Express Rack 28Vdc primary power line will be kept isolated from ACOP secondary power voltages by a minimum of 1 Mohm

6.1.4.2 GROUNDING & BONDING VERIFICATION

Verification of the applicable requirements given in AD1 will be carried out by test and/or review of design and/or analysis as defined in AD13.



Doc N°: ACP-RP-CGS-004

Issue: 1 Date: Jan. 2005

Page 42 of 45

ELECTRICAL ANALYSIS AND DESIGN REPORT

7. EMC ANALYSIS

7.1 GROUNDING / BONDING / ISOLATION

The ACOP electronics is housed in an aluminum box (AL 7075). The parts of the box are electrically connected together in order to offer a low impedance path, therefore the mechanical box will operate as a shield against the internally generated emissions and the externally generated emissions.

The ACOP shall be bonded via the bond path present in the EXPRESS Rack-to-payload power connector (pin D). The ACOP bonding class is R (Radio Frequency Bond-RF).

The bonding path to the Express Rack will allow:

- to conduct electrical faults current without creating thermal or electrical hazard
- to minimize differences in potential between all equipment.

The ACOP internal power lines are derived from the 28Vdc input line. The 28Vdc input line will be kept isolated from ground/structure by at least 1 Mohm (this applies to the alive and return line), in parallel with a capacitance of less than 10uF, according to AD1 Section 7.6 (Power Circuit Isolation and Grounding). The 28Vdc input line will be also isolated from the ACOP internal DC/DC generated power supplies by at least 1Mohm.

The Ethernet connection with the EXPRESS Rack RIC will be as per AD1 Section 7.7 (Signal Isolation and Grounding Requirements) for isolation and grounding.

The HRDL interfaces will use optic fiber cables as physical layer, therefore there will not be electrical connections.

One RS 422 Interface will be present only for ground test (TBC).

Two USB 1.1 (TBC) ports will be present to be used by crew in non-nominal scenarios (SW patches) to connect portable devices (USB keys)

7.2 IN – RUSH CURRENT

In order to limit the in–rush current at the ACOP electronic "power on" the DC/DC converters connected on the nominal 28Vdc input line are equipped with a current limiter which has a two fold function:

- to limit the current drained from the 28Vdc nominal inlet at the power on
- to protect against short circuit occurring in the DC/DC converters during nominal operation (TBD)

The maximum specified power for ACOP in the operative mode is 70 watt (TBC).



Doc N°: ACP-RP-CGS-004

Issue: 1 Date: Jan. 2005

Page 43 of 45

ELECTRICAL ANALYSIS AND DESIGN REPORT

7.3 CONDUCTED AND RADIATED EMISSION SOURCES

The main sources of conducted/radiated emissions are:

- ACOP DC/DC converters to generate the ACOP internal voltages for the cPCI boards and the HDDs
- cPCI bus traffic running at 33 MHz on the 5 slots ACOP-BP
- ACOP Single Board Computer
- Hard Disk Drives (in particular the disk motor control sections)
- LCD High Voltage Inverter (TBC)

In particular, the following clock frequencies are present in ACOP:

- 50 MHz oscillator for the HRDL board ACOP-T101
- 100-110 KHz (TBC) of the DC/DC converters control logic.
- 50 MHz oscillator (TBC) for the FPGA implementing the SATA interface
- 66 and 33 MHz for the ACOP-SBC board (66 MHz for the Power PC chip and 33 MHz for the cPCI Interface)
- 24-25 MHz oscillator for the FPGA implementing the VGA control logic (TBC)
- 48 MHz for the USB Controller
- 50 MHz oscillator (TBC) for the FPGA implementing the Ethernet Interface



Doc N°: ACP-RP-CGS-004

Issue: 1 Date: Jan. 2005

Page **44** of **45**

ELECTRICAL ANALYSIS AND DESIGN REPORT

8. GROUNDING PHILOSOPHY

The ACOP avionics, with respect to the overall grounding system, shall be based on the following concepts:

- The primary electrical power shall be isolated from ACOP chassis by a minimum of 1 Mohm in parallel with a capacitance less than 10uF.
- Implementation of a galvanic isolation between the primary power bus and all the secondary internal or distributed powers (greater than 1 Mohm)
- All the secondary power references shall be connected together and to the ACOP structure in a single point represented by an internal bonding stud.
- The metallic shells of all the ACOP external electrical connectors shall be electrically bonded to the ACOP bulkhead mount connector or the ACOP front panel case, with a DC resistance of less than 2.5 milliohms per joint.

The primary payload bond path for ACOP shall be through the EXPRESS Rack-to-payload power connector interface (pin D, see Table 8-1). Nevertheless a bonding stud will be implemented on the ACOP Front Panel to allow the single point connection of the internal secondary power references (internal side of the ACOP Front Panel) and eventually to connect an external bonding strap between ACOP and the EXPRESS Rack (external side of the front panel).

An internal to the ACOP Front Panel bonding strap will connect the movable part of the ACOP Front Panel to the fixed part (the bonding between the two parts of the ACOP Front Panel will not rely only on the friction hinge)

EXPRESS CABLE CONNECTOR: NB6GE14-4SNT MATING CONNECTOR: NB0E14-4PNT

PIN	FUNCTION	AWG	SIGNAL NAME	COMMENT
А	+28 V Power	12	Power	
В	Not Used	12	N/A	
С	28 V Return	12	Power Return	
D	Ground	12	Ground	

Table 8-1 Power Connector Pin Function



In Figure 8-1 the ACOP grounding philosophy is shown.




Figure 8-1 ACOP Grounding Philosophy